# CS 61C SDS and Logic Spring 2024 <br> Discussion 6 

## 1 Pre-Check

This section is designed as a conceptual check for you to determine if you conceptually understand and have any misconceptions about this topic. Please answer true/false to the following questions, and include an explanation:
1.1 Simplifying boolean logic expressions will not affect the performance of the hardware implementation.

False. Different gate arrangements that implement the same logic can have different propagation delays, which can affect the allowable clock speed.
1.2 The fewer logic gates, the faster the circuit (assuming each gate has the same propagation delays).

False. Propagation delays add to the allowable clock speed with the depth of the circuit, so a wide circuit with more gates in parallel can have less delay than just a few gates arranged in sequence.
1.3 The time it takes for clock-to-q and register setup can be greater than one clock cycle.

False. This can result in instability if registers are connected to each other, as register outputs may not have propagated properly before the next rising edge.
1.4 Every possible combinational logic circuit can be expressed by some combination of NOR gates.

True. NOR can be used to express AND, OR, and NOT gates. Thus, NOR is 'functionally complete' and can be used to represent any possible Boolean expression, and thus any CL circuit.

The shortest combinational logic path between two state elements is useful in determining circuit frequency and minimum clock cycle.

False. The minimum clock cycle has to allow enough time for every CL delay to settle on an output, so the frequency is based off of the longest CL delay possible in any area between state elements.

## 2 Logic Gates

2.1 Label the following logic gates:
$>$


NOT, AND, OR, XOR, NAND, NOR, XNOR
2.2 Convert the following to simplified boolean expressions on input signals A and B. Remember that simplified boolean expressions should only have NOT, AND, and OR primitives $(\bar{A}, \times$, and + respectively $)$ :
(a) NAND

Conceptually, NAND is the complement of AND, or $\overline{(A B)}$. We can use De Morgan's law to expand this to $\bar{A}+\bar{B}$.

Alternatively, using the canonical Sums of Products form results in $\bar{A} \bar{B}+\bar{A} B+$ $A \bar{B}$, which simplifies to $\bar{A}+A \bar{B}$. Adding the $\bar{A} \bar{B}$ term back again (Consider: Why can we do this?), allows us to simplify to $\bar{A}+\bar{B}$.
(b) XOR

$$
\bar{A} B+A \bar{B} \text { (canonical form) }
$$

(c) XNOR

$$
\bar{A} \bar{B}+A B \text { (canonical form })
$$

2.3 Create an AND gate using only NAND gates.


How many different two-input logic gates can there be? How many $n$-input gates?
A truth table with $n$ inputs has $2^{n}$ rows. Each logic gate has a 0 or a 1 at each of these rows. Imagining a function as a $2^{n}$-bit number, we count $2^{2^{n}}$ total functions, or 16 in the case of $n=2$.

## 3 Combinational Logic Design

Logic gates can be connected together to create a variety of useful functions. In this question, we will implement a simplified version of the memory write mask for the RISC-V CPU. The memory write mask looks at the store instruction given and decides which of the four bytes (in one word of memory) to write to. It is four bits long - each bit is one if we should write to the corresponding byte, but zero if we shouldn't. For simplicity, assume that all memory addresses used in store instruction are word-aligned. Here's a truth table for the simpified memory mask:

| Instruction | funct3 | Out |
| :---: | :---: | :---: |
| sb | 000 | 0001 |
| sh | 001 | 0011 |
| sw | 010 | 1111 |
| (undefined) | $011-111$ | xxxx |

The x's for the final entry of the table indicates that any output is fine in that case.
Write out and simplify boolean expressions for each of the output bits in terms of the funct3 (input) bits $f_{2}, f_{1}, f_{0}$.

We'll work on the bits from right to left. For Out[0], its value is one in all input cases that are defined, so we can just set $\operatorname{Out}[0]=1$.

For the other bits, we can write out the base canonical form first, but then we can bring in any amount of terms from the undefined cases (equivalent to setting this bit to one in that undefined case) to simplify the expression.
$\operatorname{Out}[1]=\overline{f_{2}} \overline{f_{1}} f_{0}+\overline{f_{2}} f_{1} \overline{f_{0}}$ from the cases given. Since all of the cases where $f_{2}=1$ are undefined, we can bring in some of those terms to cancel out the $f_{2}$ 's: Out[1] $=$ $\overline{f_{2}} \overline{f_{1}} f_{0}+f_{2} \overline{f_{1}} f_{0}+\overline{f_{2}} f_{1} \overline{f_{0}}+f_{2} f_{1} \overline{f_{0}}=\overline{f_{1}} f_{0}+f_{1} \overline{f_{0}}$. We can go one step further: the input 011 is also undefined, so if we bring in that term (and the corresponding $f_{2}=1$ term 111), we end up with Out[1] $=\overline{f_{1}} f_{0}+f_{1} \overline{f_{0}}+f_{1} f_{0}=f_{1}+f_{0}$.

Following a similar process, the final two bits simplify to Out $[3]=\operatorname{Out}[2]=f_{1}$.
3.2 Draw out the boolean circuit for this memory write mask based on your simplified expressions above. You may use constants 0 and 1, and the logic gates AND, OR, NOT.


## 4 State Intro

There are two basic types of circuits: combinational logic circuits and state elements.
Combinational logic circuits simply change based on their inputs after whatever propagation delay is associated with them. For example, if an AND gate (pictured below) has an associated propagation delay of 2 ps , its output will change based on its input as follows:


You should notice that the output of this AND gate always changes 2ps after its inputs change.

State elements, on the other hand, can remember their inputs even after the inputs change. State elements change value based on a clock signal. A rising edge-triggered register, for example, samples its input at the rising edge of the clock (when the clock signal goes from 0 to 1 ).

Like logic gates, registers also have a delay associated with them before their output will reflect the input that was sampled. This is called the clk-to-q delay. ("Q" often indicates output). This is the time between the rising edge of the clock signal and the time the register's output reflects the input change.

The input to the register samples has to be stable for a
 certain amount of time around the rising edge of the clock for the input to be sampled accurately. The amount of time before the rising edge the input must be stable is called the setup time, and the time after the rising edge the input must be stable is called the hold time. Hold time is generally included in clk-to-q delay, so clk-to-q time will usually be greater than or equal to hold time. Logically, the fact that clk-to-q $\geq$ hold time makes sense since it only takes clk-to-q seconds to copy the value over, so there's no need to have the value fed into the register for any longer.

For the following register circuit, assume setup of 2.5 ps , hold time of 1.5 ps , and a clk-to-q time of 1.5 ps. The clock signal has a period of 13 ps.


You'll notice that the value of the output in the diagram above doesn't change immediately after the rising edge of the clock. Until enough time has passed for the output to reflect the input, the value held by the output is garbage; this is represented by the shaded gray part of the output graph. Clock cycle time must be small enough that inputs to registers don't change within the hold time and large enough to account for clk-to-q times, setup times, and combinational logic delays.
4.1 For the following 2 circuits, fill out the timing diagram. The clock period (rising edge to rising edge) is 8 ps. For every register, clk-to-q delay is 2 ps, setup time is 4 ps , and hold time is 2 ps . NOT gates have a 2 ps propagation delay, which is already accounted for in the !clk signal given.

4.2 In the circuit below, RegA and RegB have setup, hold, and clk-to-q times of 4ns, all logic gates have a delay of 5 ns , and RegC has a setup time of 6 ns . What is the maximum allowable hold time for RegC? What is the minimum acceptable clock cycle time for this circuit, and clock frequency does it correspond to?


The maximum allowable hold time for RegC is how long it takes for RegC's input to change, so (clk-to-q of A or B) + shortest CL time $=4+(5+5)=14 \mathrm{~ns}$.

The minimum acceptable clock cycle time is clk-to-q + longest CL time + setup time $=4+(5+5+5)+6=25 \mathrm{~ns}$.

25 ns corresponds to a clock frequency of $\left(1 /\left(25 * 10^{-9}\right)\right) \mathrm{s}^{-1}=40 \mathrm{MHz}$

