Consider two competing 8-bit floating point formats. Each contains the same fields (sign, exponent, significand) and follows the same general rules as the 32-bit IEEE standard (denorms, biased exponent, non-numeric values, etc.), but allocates its bits differently. To save you time, you only need to complete and circle the (LEFT or RIGHT) blank whose value is closest to zero, that's the only one we'll grade! (If they're the same value, write the answer in both, & circle both). E.g., The number represented by 0x00 was 0 for both, so we circled both. But for "exponent bias", just from the # of exp...e bits in each, we know |LEFT’s bias| < |RIGHT’s bias|, so there's no need to calculate or write the answer on the RIGHT.

**“LEFT” format:**

```
| 1 - exp ≤ 1 | 1 \cdot 2^0 = 1 |
```

**“RIGHT” format:**

```
| -31 ≤ exp ≤ -1 | 31 \cdot 2^0 = 62 |
```

**Number represented by 0x00:**

```
| 1 |
```

**Exponent Bias:**

```
| 1 |
```

**a) # Numbers (0 ≤ n < 1):**

```
| 32 |
```

**b) # Numbers (1 ≤ n < 2):**

```
| 32 |
```

**c) Difference between two smallest positive values:**

```
| 2^-5 |
```

**d) Difference between two biggest non-∞ values:**

```
| 2^-4 |
```

**e) Positive Integer closest to 0 it cannot represent:**

```
| 4 |
```

**f) Which implementation is better for approximating?**

```
| LEFT | RIGHT |
```

---

```
#20.2 = \exp \cdot 2^0 \\
#31 \cdot 2^0 = 62 |
```

```
2^0 \cdot 2^1 = \text{Stepsize} \\
2^0 \cdot 2^{-1} = 2^{30} \\
2^{-4} \cdot 2^{-5} = 2^{-9} \\
2^{31} \cdot 2^{-1} = 2^{30} \\
```

---

```
\Rightarrow \exp = 2 \cdot 0 \cdot 1 \\
\Rightarrow \exp = 2 \cdot 0 \cdot 1 \\
\Rightarrow \exp = 2 \cdot 0 \cdot 1 \\
\Rightarrow \exp = 2 \cdot 0 \cdot 1 \\
```

```
2^0 \cdot 1 \\
2^0 \cdot 1 \\
2^0 \cdot 1 \\
```

---

```
\Rightarrow \exp = 2 \cdot 0 \cdot 1 \\
\Rightarrow \exp = 2 \cdot 0 \cdot 1 \\
\Rightarrow \exp = 2 \cdot 0 \cdot 1 \\
\Rightarrow \exp = 2 \cdot 0 \cdot 1 \\
```

```
\Rightarrow \exp = 2 \cdot 0 \cdot 1 \\
\Rightarrow \exp = 2 \cdot 0 \cdot 1 \\
\Rightarrow \exp = 2 \cdot 0 \cdot 1 \\
```

---

```
\Rightarrow \exp = 2 \cdot 0 \cdot 1 \\
\Rightarrow \exp = 2 \cdot 0 \cdot 1 \\
\Rightarrow \exp = 2 \cdot 0 \cdot 1 \\
\Rightarrow \exp = 2 \cdot 0 \cdot 1 \\
```

---

```
\Rightarrow \exp = 2 \cdot 0 \cdot 1 \\
\Rightarrow \exp = 2 \cdot 0 \cdot 1 \\
\Rightarrow \exp = 2 \cdot 0 \cdot 1 \\
\Rightarrow \exp = 2 \cdot 0 \cdot 1 \\
```

---

```
\Rightarrow \exp = 2 \cdot 0 \cdot 1 \\
\Rightarrow \exp = 2 \cdot 0 \cdot 1 \\
\Rightarrow \exp = 2 \cdot 0 \cdot 1 \\
\Rightarrow \exp = 2 \cdot 0 \cdot 1 \\
```
1) For a 12-bit integer represented with two’s complement, what is the:
   a) Most positive value (in decimal):
   b) Binary representation of that number:
   c) Most negative value (in decimal):
   d) Hex representation of that number:
   e) In general, for an n-bit, two’s complement integer:
      i) What is the most positive you can represent, in decimal?
      ii) What is the most negative you can represent, in decimal?

\[
2^{11} - 1 = 2047
\]
\[
0b0111 1111 1111
\]
\[
-2^{11} = -2048
\]
\[
0x8000
\]
\[
2^{n-1} - 1
\]
\[
-2^{n-1}
\]

2) Fill in the blank below so that the function \text{mod16} will return the remainder of \(x\) when divided by 16. The first blank should be a \textit{bitwise} operator, and the second blank should be a single decimal number:

\[
\text{unsigned int mod16(unsigned int } x) \{ \\
\quad \text{return } x \ & \ 15;
\}
\]

\[
\text{set to 0: } &\ 0 \\
\text{does: } &\ 1 \\
\text{set to 1: } |\ w/ 1 \\
\text{does nothing: } |\ w/ 0 \\
\text{flip the bit: } \wedge\ w/ 1 \\
\text{does nothing: } \wedge\ w/ 0 \\
\text{\textless\textgreater, } \wedge
\]

\[
\text{set to 0 } x . / 16 \\
\text{0 001 00 00} \\
\text{2^6 2^4 2^0} \\
\text{mask: 0000 111} \\
\text{= 15}
\]
Connect the definition with the name of the process that describes it.
   a) Compiler
   b) Assembler
   c) Linker
   d) Loader

1) Outputs code that may still contain pseudoinstructions.
2) Takes binaries stored on disk and places them in memory to run.
3) Makes two passes over the code to solve the "forward reference" problem.
4) Creates a symbol table.
5) Combines multiple text and data segments.
6) Generates assembly language code.
7) Generates machine language code.
8) Only allows generation of TAL.
9) Only allows generation of binary machine code.
(b) 2-input NOR gates are said to be complete because any Boolean function can be computed with them. Prove this fact. Hint: implement a subset of the standard gates (AND, NOT, OR, NOR, NAND, XOR, XNOR) using just NOR gates, then apply a standard boolean algebra technique using these gates.

see next page for detailed steps (b)(c)

(c) We want to implement a very simple finite state machine that determines its next state by the result of and AND operation on the current state and the input. The output is always the current state. Assume registers have a CLK to Q delay of 5ns, a setup time of 2ns, and a hold time of 3ns. To achieve a clock rate of 25MHz, what is the maximum propagation delay that a NOR gate could have, assuming we are implementing AND as a combination of one or more of the gates built in part (b)?

(d) Complete the state diagram for a finite state machine that outputs 1 if and only if it has just seen the input sequence 101 and it has never seen the input sequence 001. You may add more arrows or more states as you see fit. Provide a brief description of each state.

Example
Input : 1101010100101
Output: 0001010100000
(b)

NAND: \( \overline{AB} + \overline{A} + B \)

1. NOT
   \[ \overline{A} \]

2. OR
   \[ \overline{A} \overline{B} \]

3. AND
   \[ A \overline{B} \]

\[ \text{NAND Truth Table} \]
\[
\begin{array}{ccc}
A & B & \text{Out} \\
0 & 0 & 1 \\
0 & 1 & 0 \\
1 & 0 & 0 \\
1 & 1 & 0 \\
\end{array}
\]

\[ \text{NOT Truth Table} \]
\[
\begin{array}{c|c}
A & \text{Out} \\
0 & 1 \\
1 & 0 \\
\end{array}
\]

\[ \overline{A} \overline{B} \Rightarrow \bar{A} + \bar{B} = \overline{AB} \]

\[ \overline{A} + \overline{B} \Rightarrow \overline{A} + \overline{B} = \overline{AB} + \bar{A} \]

(c)

\[ t_{\text{critical}} = t_{\text{buffer}} + \text{NOR} + \text{NOR} + t_{\text{setup}} \]

\[ 40\text{ns} = 5\text{ns} + 2\times \text{NOR} + 2\times \text{ns} \]

\[ 40 - 5 - 2 = \sqrt{16.5\text{ ns}} \]

\[ 25\text{MHz} = 25\text{Ns}^{-1} \]

\[ \frac{1}{25\times10^6\text{s}^{-1}} = 4\times10^{-8} \]

\[ \frac{1\text{ns}}{25\times10^6\text{s}^{-1}} = \frac{4\times10^{-8}}{25} \]

\[ \frac{1\text{s}}{25\times10^6\text{s}^{-1}} = 4\times10^{-8} \]

\[ t_{\text{input}} = t_{\text{setup}} + t_{\text{CL}} + t_{\text{setup}} \]

\[ \text{Input arrival time} \quad \text{longer} \quad \text{for output} \]
Considering the standard 32-bit RISC-V instruction formats, convert 1w t5, 17(t6) to machine code:

\[ \text{011FAF02} \]

Prof. Wawrzynek decides to design a new ISA for his ternary neural network accelerator. He only needs to perform 7 different operations with his ISA: XOR, ADD, LD, SW, LUI, ADDI, and BLT. He decides that each instruction should be 17 bits wide, as he likes the number 17. There are no funct7 or funct3 fields in this new ISA.

(b) What is the minimum number of bits required for the opcode field?

\[ \frac{3}{2^3} = 8 \]

(c) Suppose Prof. Wawrzynek decides to make the opcode field 6 bits. If we would like to support instructions with 3 register fields, what is the maximum number of registers we could address?

\[ 17 - 6 = 11.333\ldots \]

\[ \frac{3}{3} = 8 \]
(a)

<table>
<thead>
<tr>
<th>MNEMONIC</th>
<th>FMT</th>
<th>OPCODE</th>
<th>FUNCT3</th>
<th>FUNCT7 OR IMM</th>
<th>HEXADECIMAL</th>
</tr>
</thead>
<tbody>
<tr>
<td>lw</td>
<td>I</td>
<td>0000011</td>
<td>010</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**CORE INSTRUCTION FORMATS**

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>R</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>funct7</td>
<td>rs2</td>
<td>rs1</td>
<td>funct3</td>
<td>rd</td>
<td>Opcode</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I</td>
<td></td>
<td></td>
<td>imm[11:0]</td>
<td></td>
<td></td>
<td>rs1</td>
<td>funct3</td>
<td>rd</td>
<td>Opcode</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>U</td>
<td>imm[31:12]</td>
<td></td>
<td></td>
<td>rd</td>
<td>opcode</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

$\text{lw} + 5 \rightarrow \text{imm}(+6)$

$16 - rs1 = x^3$

$\text{imm} = 17$

$rd = t5 = x_{30}$

```
000000100011110101111000111101011100011110111110111011101100111001101001
O 1 1 7 FA F0 3
```
Assume we have two arrays `input` and `result`. They are initialized as follows:

```c
int *input = malloc(8*sizeof(int));
int *result = calloc(8, sizeof(int));
for (int i = 0; i < 8; i++) {
    input[i] = i;
}
```

You are given the following RISC-V code. Assume register a0 holds the address of `input` and register a2 holds the address of `result` when MAGIC is called by main.

```c
main:
... 
    ao = &input(0)  // input
    a2 = &result(0) // result
    a1 = 8
    ... 
exit:
    addi a0, x0, 10
    add a1, x0, x0
    ecall  // Terminate ecall
MAGIC:
    # TODO: prologue. What registers need to be stored onto the stack?
    mv s0, x0
    mv t0, x0
    loop:
        beq t0, a1, done
        lw t1, 0(x0)
        add s0, s0, t1
        slli t2, t0, 2
        add t2, t2, a2
        sw s0, 0(t2)
        addi t0, t0, 1
        addi a0, a0, 4
        jal x0, loop
    done:
    mv a0, s0
    # TODO: epilogue. What registers need to be restored?
    jr ra
```

- **Aaron**: The sum of previous elements in the array.
- **Tina**: The sum of previous elements in the array.
(a) Consider the function MAGIC. The prologue and epilogue for this function are missing. Which registers should be saved/restored in MAGIC’s prologue/epilogue? Select all that apply.

- t0
- t1
- t2
- s0
- a0
- a1
- a2
- ra
- x0

"don't need to be not calling other functions"

(b) Assume you have the prologue and epilogue correctly coded. You set a breakpoint at “Checkpoint: finish calling MAGIC” and call main. What does result contain when your program pauses at the breakpoint? Please write the 8 numbers starting at result in the blanks below.

0 1 3 6 10 15 21 28

(c) Translate MAGIC into C code. You may or may not need all of the lines provided below.

```c
// sizeof(int) == 4
int MAGIC(int a, int b, int c) {
    int sum = 0;  // length
    for (int i = 0; i < b; i++) {
        sum = sum + a * c * i;
        c * i = sum;
    }
    return 3;  // 3
}
```
We wish to introduce a new instruction into our single-cycle datapath. The instruction SIZ (set if zero) works as follows:

```plaintext
if (R[rs2] == 0):
    R[rd] = R[rs1]
```

Given the single cycle datapath below, select the correct modifications in parts (a) - (d) such that the datapath executes correctly for this new instruction (and all core instructions!). You can make the following assumptions:

- the SIZ signal is 1 if and only if the instruction is SIZ
- ALUSel is ADD when when we have SIZ instruction.
- the immediate generator outputs ZERO when we have a SIZ instruction.
(a) Consider the following modifications to the branch comparator inputs. Which configuration will allow this instruction to execute correctly without breaking the execution of other instructions in our instruction set?

(b) Consider the following modifications to the ALU inputs. Which configuration will allow this instruction to execute correctly without breaking the execution of other instructions in our instruction set? Select the configuration that requires minimum modifications to the original datapath. Notice in the bottom left choice BSe1 is unused.

- BSe1 = 0
- imm = 0
- BSe1 = 1
- R(rs2) = 0

\[
\text{imm} \quad \text{BSe1} \quad \text{R(rs2)}
\]

- imm
- BSe1 = 1
- imm

\[
\text{imm} \quad \text{BSe1} = 1
\]
(c) Consider the following modifications to the WB mux inputs. Which configuration will allow this instruction to execute correctly without breaking the execution of other instructions in our instruction set? Select the configuration that requires \textbf{minimum} modifications to the original datapath.

(d) Consider the following modifications to the RegWEn inputs. Which configuration will allow this instruction to execute correctly without breaking the execution of other instructions in our instruction set?
(e) Given your selections above, decide the rest of the control signals for this instruction based on the diagram given at the beginning of the problem. Select X when a signal’s value doesn’t matter. You can assume:

- the SIZ signal is 1 if and only if the instruction is SIZ
- ALUSel is ADD when we have a SIZ instruction.
- the immediate generator outputs ZERO when we have a SIZ instruction.

1. PCSel:
   - 1
   - 0
   - X

2. RegWEn:
   - 1 (Enable)
   - 0 (Disable)
   - X

3. BrUn:
   - 1 (Signed)
   - 0 (Unsigned)
   - X

4. BSel:
   - 1
   - 0
   - X

5. ASel:
   - 1
   - 0
   - X

6. MemRW:
   - 1 (Enable)
   - 0 (Disable)
   - X

7. WBSel
   - ALUOut
   - PC + 4
   - MemOut
   - Other: Please specify:__________