


## 1 State Intro

There are two basic types of circuits: combinational logic circuits and state elements. **Combinational logic** circuits simply change based on their inputs after whatever propagation delay is associated with them. For example, if an AND gate (pictured below) has an associated propagation delay of 2ps, its output will change based on its input as follows:




Where U, L, and H refer to an undefined, low (0), or high (1) signal respectively, for some number of nanoseconds.


You should notice that the output of this AND gate always changes 2ps after its inputs change.

**State elements**, on the other hand, can *remember* their inputs even after the inputs change. State elements change value based on a clock signal. A rising edge-triggered register, for example, samples its input at the rising edge of the clock (when the clock signal goes from 0 to 1).

Like logic gates, registers also have a delay associated with them before their output will reflect the input that was sampled. This is called the **clk-to-q** delay. (“Q” often indicates output). This is the time between the rising edge of the clock signal and the time the register’s output reflects the input change.




For the following register circuit, assume **setup** of 2.5ps, **hold** time of 1.5ps, and a **clk-to-q** time of 1.5ps. The clock signal has a period of 13ps.




You'll notice that the value of the output in the diagram above doesn't change immediately after the rising edge of the clock. Clock cycle time must be small enough that inputs to registers don't change within the hold time and large enough to account for clk-to-q times, setup times, and combinational logic delays.

- 1.1 For the following 2 circuits, fill out the timing diagram. The clock period (rising edge to rising edge) is 8ps. For every register, clk-to-q delay is 2ps, setup time is 4ps, and hold time is 2ps. NOT gates have a 2ps propagation delay




clk 4L 4H 4L 4H 4L 4H 4L 4H 4L 4H 4L 4H  
in 14L 4H 6L 16H 8L  
s0 6U 16L 8U 16H 2L  
s1 14U 16L 8U 10H  
out 22U 16L 8U 2H



clk 4L 4H 4L 4H 4L 4H 4L 4H 4L 4H 4L 4H  
!clk 4H 4L 4H 4L 4H 4L 4H 4L 4H 4L 4H 4L  
A 6H 8L 8H 2L 6H 8L 2H 6L 2H  
R1 6U 8H 8L 16H 10L  
R2 12U 8H 8L 16H 4L

- 1.2 In the circuit below, RegA and RegB have setup, hold, and clk-to-q times of 4ns, all logic gates have a delay of 5ns, and RegC has a setup time of 6ns. What is the maximum allowable hold time for RegC? What is the minimum acceptable clock cycle time for this circuit, and clock frequency does it correspond to?



The maximum allowable hold time for RegC is how long it takes for RegC's input to change, so (clk-to-q of A or B) + shortest CL time =  $4 + (5 + 5) = 14$  ns.

The minimum acceptable clock cycle time is clk-to-q + longest CL time + setup time =  $4 + (5 + 5 + 5) + 6 = 25$  ns.

25 ns corresponds to a clock frequency of  $(1/(25 \cdot 10^{-9}))s^{-1} = 40MHz$

## 2 Finite State Machines

Automatons are machines that receive input and use various states to produce output. A finite state machine is a type of simple automaton where the next state and output depend only on the current state and input. Each state is represented by a circle, and every proper finite state machine has a starting state, signified either with the label "Start" or a single arrow leading into it. Each transition between states is labeled [input]/[output].

- 2.1 What pattern in a bitstring does the FSM below detect? What would it output for the input bitstring "011001001110"?

