Solutions last upda	ted: Wedne	sday,	Nove	embei	r 5, 2 0	25				
PRINT Your Name:										
PRINT Your Student I	D:									
PRINT the Name and	Student ID o	of the	perso	n to y	our le	ft:				
PRINT the Name and	Student ID o	of the	perso	n to y	our ri	ght: _				
PRINT the Name and	Student ID o	of the	perso	n in fr	ont o	f you:				
PRINT the Name and	Student ID o	of the	perso	n behi	ind yo	ou:				
You have 170 minutes	s. There are 7	7 ques	stions	of var	rying	credit	. (100	point	s total)	
	Question:	1	2	3	4	5	6	7	Total	
	Points:	22	12	15	23	15	13	0	100	
For questions with circular bubbles , you may select only one choice.				ay		-			quare ch hoices.	eckboxes, you ma
O Unselected option (Completely unfilled)					You can select					
Opon't do this (it will be graded as incorrect)				multiple squares						
Only one selected option (completely filled)				☑ (Don't do this)						
A (1.1.)	1 1		1				11	. 1	. 1.1	TC '1 11'

Anything you write outside the answer boxes or you eross out will not be graded. If you write multiple answers, your answer is ambiguous, or the bubble/checkbox is not entirely filled in, we will grade the worst interpretation. For coding questions with blanks, you may write at most one statement per blank and you may not use more blanks than provided.

If an answer requires hex input, you must only use capitalized letters (OxBOBACAFE instead of OxbObacafe). For hex and binary, please include prefixes in your answers unless otherwise specified, and do not truncate any leading 0's. For all other bases, do not add any prefixes or suffixes.

As a member of the UC Berkeley community, I act with honesty, integrity, and respect for others. I will follow the rules of this exam.

Acknowledge that you have read and agree to the honor code above and sign your name below:

Clarifications made during the exam:

Q6: The circuit component delays are as follows:

- $T_{\rm not}$: 1 ps
- $T_{\rm and}$: 2 ps
- T_{or} : 3 ps
- $T_{
 m setup}$: 10 ps

Q3.4: RISC-V 16I only applies to the question subpart asking for the range of target addresses for branch instructions. diff_sign and the rest of the question uses 32-bit RISC-V.

Suppose that we implement a binary tree using the **node_t** struct, defined as follows:

```
typedef struct Node {
char name[6];
struct Node *left, *right;
int64_t *data;
} node_t;
```

For Q1.1 – Q1.14, you may assume that:

- We are on a **64-bit** system.
- sizeof(size_t) == sizeof(void*) == 8
- All pointers are word-aligned
- In any node_t, name is a valid string containing at most 5 characters.

Q1.1 (2 points) What is sizeof(node_t)?

```
32 bytes
```

(10 points) Implement the node_new function. This function should create a new node_t on the heap with the provided argument as its name, and return a pointer to the newly created node_t struct.

```
      node_new: Initializes a node_t with the given name.

      Arguments
      char *name
      The name of the node_t to be created. Assume name points to a valid string and strlen(name) <= 5.</th>

      int64_t data
      The value to be stored in the newly created node_t

      Return value
      node_t *
      A pointer to the newly created node_t struct.
```

```
node_t* node_new(char *name, int64_t data) {
2
        node_t *n = calloc(_1_, sizeof(node_t));
        if (!n) return NULL;
3
4
        memcpy(\underline{n}->name, \underline{name}, \underline{strlen(name)} + \underline{1});
                   Q1.4
                            Q1.5
5
        n->data = malloc(sizeof(int64_t));
        if (!(n->data)) return NULL;
6
7
        *(n->data) = data;
8
        return n;
   }
```

Useful C function prototypes:

```
size_t strlen(const char *s);
void *memcpy(void *dest, const void *src, size_t n);
```

(4 points) Implement the free_tree function. This function should free all memory allocated for the given binary tree rooted at t, including all data and subtrees. You may assume that all nodes in the tree are heap-allocated.

```
void free_tree(node_t *t) {
1
2
       if (!t) return;
3
       free_tree(t->left);
                Q1.9
4
       free_tree(t->right);
5
       free(t->data);
            Q1.11
6
       free(t);
         01.12
7
   }
```

Solution: The first three lines free any child nodes that may exist, alongside the heap-allocated data. These lines are interchangeable. Note that the name of the node does not have to be freed because the name is stored as part of the **Node** struct itself rather than being separately stored on the heap.

After the first three lines, we can then free the current node, t to end this function. Freeing t any earlier would cause the struct members (like left and data) to become inaccessible.

For Q1.13 – Q1.14, assume that you have finished running the **node_new** function but have not returned from the function yet. For each of the following symbols, indicate which segment of memory it is stored in.

21.13 (1 p	oint) memc	ру			
C) Stack	О Неар	O Static	Code	
Q1.14 (1 p	oint) n->n	ame			
C) Stack	Неар	O Static	O Code	
Q1.15 T	he Call 🌗	*			
For each	of the follo	wing ques	tions, select the s	tep of CALL tl	hat performs the operation.
Q1.15.1	(1 point)	Copies the	executable file in	to memory to	prepare for execution.
	O Con	npiler	Assembler	O Linker	Loader
Q1.15.2		-	he immediate in e la instruction)	la label w	ith its final value. (label is defined in a
	O Con	npiler	Assembler	Linker	O Loader

Q1.15.3 (1 point) Expands pseudoinstructions into their corresponding machine instructions.

O Compiler Assembler O Linker O Loader

Q1.15.4 (1 point) Takes high-level language code as input.

O Compiler O Assembler O Linker O Loader

(Question 1 continued...)


Q2 It Takes Two 👬 (12 points)

Complete the below FSM that swaps the left and right bit in each pair of bits. For example, if we let each letter represent a bit, the input stuvwxyz- should yield an output of Otsvuxwzy, as shown in the table below.

Example Input	stuvwxyz-
Example Output	0tsvuxwzy

Assume the first output is always a 0 (since you can't output bit t until you see it), and the – at the end represents some input bit so that y can be outputted.

Q2.1 (12 points) Fill in the table describing the state transitions of this FSM. Two transitions have been given to you in the diagram and filled out in the table for your reference.



Current State	Input		Next	State		Out	put
A	0	A (● B	O c	O D	• 0	O 1
A	1	(A	• В	O c	O D	0 0	• 1
В	0	■ A	ОВ	O c	O D	• 0	O 1
В	1	(A	ОВ	● C	O D	• 0	O 1
С	0	(A	ОВ	O c	D	• 0	O 1
С	1	A	ОВ	O c	D	0 0	• 1
D	0	■ A	ОВ	O c	O D	0 0	• 1
D	1	(A	• В	O c	O D	0 0	• 1

Solution: This FSM is really tricky! It's a little easier to understand what the FSM is doing by breaking down the role of each state.

Α

- The previous input was the first bit of the current pair and was 0
- The next input is the second bit of the pair, and should be output immediately

C

- The previous input was the first bit of the current pair and was 1
- The next input is the second bit of the pair, and should be output immediately

В

- The first bit of the previous pair was 0 and should be output at the next transition
- The next input is the first bit of a new pair

D

- The first bit of the previous pair was 1 and should be output at the next transition
- The next input is the first bit of a new pair

Notice in the example given that the 2nd bit of each pair is output immediately, but the 1st bit of each pair is 'delayed' by two FSM transitions. This is why all states in our FSM help store information about the 1st bit, allowing us to stall time before outputting it.

As an example of how this FSM might function, consider the input 10010.

- B to C / Input: 1 / Output: 0
 - ► The first bit of this set is 1, so we move to C to help store this information.
 - ► Since the previous state was B, the output will be 0
- C to D / Input: 0 / Output: 0
 - C always transitions to D to continue storing information about the first bit, which was 1
 - ► The second bit of the pair, 0, is output immediately
- D to A / Input: 0 / Output: 1
 - ► The first bit of the next pair is 0, so we move to A to help store this information
 - During this transition, we finally output the first bit of the previous pair, which was 1, since we're transitioning from state D
- A to B / Input: 1 / Output: 1
 - A always transitions to B to continue storing information about the first bit, which was 0
 - ▶ The second bit of the pair, 1, is output immediately
- B to A / Input: 0 / Output: 0
 - ► The first bit of the previous pair, which was 0, is now output since we're transitioning from state B
 - If this input kept going, 0 would be the first bit of the next pair and there would be a transition to A to store this information

Q3.1 (3 points) Translate the instruction on line 3 to hexadecimal RISC-V machine code.

```
label: addi a1 x0 1
slli a1 a1 2
bne a3 t2 label
```

0xFE769CE3

Q3.2 (1 point) The imm[0] bit of a branch instruction can be either 0 or 1.

O True False

Q3.3 (2 points) If a branch instruction is taken, what is the maximum number of **32-bit** instructions we can jump backwards by? You may express your answer as a power of 2.

 2^{10}

Q3.4 (4 points) Consider an ISA called RISC-V 16I, where every instruction is 16 bits long.

RISC-V 16I uses a 6-bit, 2's complement signed immediate for B-type instructions, with an implied 0 as the LSB. Everything else about B-type instructions remains the same. What is the range of target addresses for branch instructions, **inclusive**? Write your answers in terms of powers of 2.

$$\left[ext{ PC} - \left[ext{ }^{2^6}
ight.
ight], ext{ PC} + \left[ext{ }^{2^6-2}
ight.
ight]$$

(5 points) Implement the diff_sign function. You may only use the a0 and a1 registers in your solution.

diff_sign: De	diff_sign: Determines whether registers a0 and a1 have different signs.					
Auguments a0 a		a nonzero 2's complement integer				
Arguments	a1	a nonzero 2's complement integer				
Return value	turn value a0 0 if the inputs are both positive or both negative, 1 if they have different sign					

Binary search is an algorithm to find the index of some desired value in a sorted array arr. The below C implementation of binary search is given for your reference. For this question, you may assume that target appears in arr.

```
1
   int binary_search(int* arr, int left, int right, int target) {
2
     int mid = (left + right) / 2; // C division rounds down
3
     if arr[mid] == target {
4
       return mid;
     } else if target < arr[mid] {</pre>
5
6
       return binary_search(arr, left, mid - 1, target);
7
     } else {
8
       return binary_search(arr, mid + 1, right, target);
9
     }
   }
10
```

(20 points) Implement the binary_search function.

binary_search: determines the index of the value in a3 in the array a0.					
	a0	A pointer to a sorted array with integers			
Arguments	a1	Left index; initially set as zero			
	a2	Right index; initially set as length of array - 1			
	a3	The target value we want to find			
Return value a0 The index of the target element					

```
1
    binary_search:
 2
         # prologue omitted
 3
         add s0 a1 a2
 4
         srli s0 s0 1
         slli s1 s0 2
 5
 6
         add s1 a0 s1
              Q4.2
 7
         lw s2 0(s1)
         beq \underline{a3} \underline{s2} found
 8
 9
         blt a3 s2 search_left
10
         blt <u>s2 a3</u> search_right
11
12
    found:
13
         mv a0 s0
14
         j done
    search_left:
15
16
         addi a2 s0 -1
         jal ra binary_search
17
         j done
18
19
    search_right:
20
         <u>addi a1 s0 1</u>
21
         jal ra binary_search
                  Q4.10
22
    done:
23
         # epilogue omitted
24
         jr ra
```

Q4.11 (3 points) Select which registers need to be saved in the prologue and restored in the epilogue for binary_search to satisfy calling conventions.

	☐ a0	s0	☐ a1	s 1	☐ a2	s2	ra	O None of the above
--	------	----	------	------------	------	----	----	---------------------

Grading: If you used a temporary register or s1 in Q4.3, s2 does not have to be saved/restored.

Q5 On Little Cat Feet 🌞 (15 points)

We want to implement a new RISC-V instruction smaller rd rs1 rs2 that does the following:

1	if (R[rs1] < R[rs2])
2	R[rd] = R[rs1]
3	else
4	R[rd] = R[rs2]

Q5.1 (2 points) What instruction type would be the most suitable for smaller?

R	O I*	ОВ	ΟJ
ΟI	\bigcirc s	ΟU	O No existing instruction type works

Solution: When considering an instruction type to use for a new instruction, it's most important to consider the arguments required by the instruction. In this case, the new **smaller** instruction requires three register arguments, which an R-type instruction type is well-suited to handle.

Q5.2 (1 point each) We decide to modify **only** the ALU to implement this (and select a new **ALUSel** value to trigger any potential new operations). What are the values of the control signals necessary to implement **smaller**? Fill in * if the value of the control signal does not matter.

PCSel	● PC +	4	O ALU	O Depends on BrEQ and BrLT	O *
ASel	● Reg		O PC	O Depends on BrEQ and BrLT	O *
BSel	Reg		O Imm	O Depends on BrEQ and BrLT	O *
MemRW	Read		O Write	O Depends on BrEQ and BrLT	O *
RegWEn	• 1		0 0	O Depends on BrEQ and BrLT	O *
ImmSel	O I	ОВ	O s	O Depends on BrEQ and BrLT	• *
WBSel	• ALU	O Mem	O PC + 4	O Depends on BrEQ and BrLT	O *

(Question 5 continued...)

Suppose we keep the ALU modification but make the smaller instruction do the following instead:

1	if (R[rs1] < R[rs2])	
2	R[rd] = R[rs1]	
3	else	
4	Mem[R[rd]] = R[rs2] +	ł New change

Q5.3 (2 points) What instruction type would be the most suitable for the new version of smaller?

● R	O I*	ОВ	O J
O I	\bigcirc S	ΟU	O No existing instruction type works

Solution: Despite the added functionality in this new version of **smaller**, the arguments of this instruction do not change and we can still use an R-type structure to represent them.

Q5.4 (4 points) What additional changes, if any, would we need to make to our single-cycle datapath for us to implement this (with as few changes as possible)? Select all that apply.

Add a new read input to the RegFile for a third register value.
Add a new read output to the RegFile for a third read register value
Add a new WriteData and WriteIndex input to the RegFile
$\hfill \Box$ Add a third possible value for ASe1 and update the corresponding MUX/control logic
$\hfill \Box$ Add a third possible value for BSe1 and update the corresponding MUX/control logic
$\hfill \square$ Add a third possible value for PCSe1 and update the corresponding MUX/control logic
Add a new read input to DMEM for a second memory read output.
Add a MUX in front of DMEM's addr input and a new control line to control it
Add a MUX in front of DMEM's wdata input and add a new control line to control it

Add a fourth possible value for WBSel and update the corresponding MUX/control logic

Midterm Page 12 of 18 CS 61C — Fall 2025

O None of the above

Q6.1 (3 points) Write a Boolean expression for the below table in terms of A, B, and C. For full credit, you may use at most 2 operators. Your answer may consist of the following operators and symbols:

Operators		Symbols			
NOT	AND	OR	Inputs	Constants	Parentheses
! A	A * B	A + B	A, B, C	0, 1	()

A	В	С	Output
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1

Solution: Observe that the third and second-to-last rows are the only rows with an output of 0. We can express that using the following boolean expression:


$$\overline{\overline{A}B\overline{C} + AB\overline{C}} = \overline{(\overline{A} + A)B\overline{C}}$$

$$= \overline{B\overline{C}}$$

$$= \overline{B} + C$$

The rest of this page left intentionally (mostly) blank.

For Q6.2 - Q6.4, consider the following circuit and timings



with the following circuit times for the components used above

$$t_{\tt setup} = 10~{\rm ps} \quad t_{\tt clk-to-q} = 4~{\rm ps} \quad t_{\tt NOT} = 1~{\rm ps} \quad t_{\tt AND} = 2~{\rm ps} \quad t_{\tt OR} = 3~{\rm ps}$$

Q6.2 (3 points) What is the minimum clock period this circuit can have to consistently exhibit well-defined behavior?

Solution: For this solution, we are starting from the output of the second register, going through the NOT, AND, and OR gates and ending at the input of the same register.

$$\begin{split} t_{\texttt{clk-period}} & \geq t_{\texttt{clk-to-q}} + t_{\texttt{longest-combinational-delay}} + t_{\texttt{setup}} \\ & = t_{\texttt{clk-to-q}} + t_{\texttt{NOT}} + t_{\texttt{AND}} + t_{\texttt{OR}} + t_{\texttt{setup}} \\ & = 4 + 1 + 2 + 3 + 10 \\ & = 20 \text{ps} \end{split}$$

(Question 6 continued...)

Q6.3 (3 points) What is the range of possible hold time values (in ps) for this circuit to consistently exhibit well-defined behavior?


E.g. if the hold time had to be bigger than than 99ps you would write $99ps \le t_{hold}$ and leave the second box blank. If the hold time had to be between 57ps and 88ps, you would write $57ps \le t_{hold} \le 88ps$

ops
$$\leq t_{
m hold} \leq$$
 7ps

Solution: The shortest combinational path in this circuit involves just a single OR gate and starts at the output of the second register, goes through the OR gate, and ends at the input of the same register. Using the formula for hold time, we have

$$\begin{split} 0 \leq t_{\text{hold}} \leq t_{\text{clk-to-q}} + t_{\text{shortest-combinational-delay}} \\ &= t_{\text{clk-to-q}} + t_{\text{OR}} \\ &= 4 + 3 \\ &= 7 \text{ps} \end{split}$$

Q6.4 (4 points) To increase the maximum clock frequency, simplify and reconnect the circuit by appropriately joining the wires labeled (A, B, C) and drawing at most one gate, ensuring that the circuit's functionality remains identical to the original.




Solution: Add an OR gate that takes A and C as inputs to produce B as the output. We can express the circuit in Boolean algebra and simplify it as follows:

$$B = A*\overline{C} + C$$

$$= (A+C)*\left(\overline{C} + C\right) \quad \text{by the distributive property}$$

$$= A+C$$



These questions will not be assigned credit. Feel free to leave them blank.

Q7.1	What is the common theme across these question names? What references do you recognize? :>

Solution: All the question names (and emoji) are based on video game soundtracks!

Trees - OMORI

The Call - League of Legends

It Takes Two - It Takes Two

Jump Up, Super Star! - Super Mario Odyssey

The World Revolving - DELTARUNE

On Little Cat Feet - Oneshot

StarDrop Saloon - Stardew Valley

The Finishing Touch - Cuphead: The Delicious Last Course

Q7.2	If there's anything else you want us to know, or you feel like there was an ambiguity in the exam please put it in the box below.
	For ambiguities, you must qualify your answer and provide an answer for both interpretations. For example, "if the question is asking about A, then my answer is X, but if the question is asking about B, then my answer is Y". You will only receive credit if it is a genuine ambiguity and both of your answers are correct. We will only look at ambiguities if you request a regrade.
Sol	ution: If you're reading this, you get a cookie!

(Question 7 continued...)