1 Pre-Check

This section is designed as a conceptual check for you to determine if you conceptually understand and have any misconceptions about this topic. Please answer true/false to the following questions, and include an explanation:

1.1 For the same cache size and block size, a 4-way set associative cache will have fewer index bits than a direct-mapped cache.

1.2 Any cache miss that occurs when the cache is full is a capacity miss.

1.3 Increasing cache size by adding more blocks always improves (increases) hit rate.
2 Understanding T/I/O

When working with caches, we have to be able to break down the memory addresses we work with to understand where they fit into our caches. There are three fields:

- **Tag** - Used to distinguish different blocks that use the same index. Number of bits: (# of bits in memory address) - Index Bits - Offset Bits
- **Index** - The set that this piece of memory will be placed in. Number of bits: \( \log_2(\# \text{ of indices}) \)
- **Offset** - The location of the byte in the block. Number of bits: \( \log_2(\text{size of block}) \)

Given these definitions, the following is true:

\[
\log_2(\text{memory size}) = \text{address bit-width} = \# \text{ tag bits} + \# \text{ index bits} + \# \text{ offset bits}
\]

Another useful equality to remember is:

\[
\text{cache size} = \text{block size} \times \text{num blocks}
\]

### 2.1
Assume we have a direct-mapped byte-addressed cache with capacity 32B and block size of 8B. Of the 32 bits in each address, which bits do we use to find the index of the cache to use?

### 2.2
Which bits are our tag bits? What about our offset?

### 2.3
Classify each of the following byte memory accesses as a cache hit (H), cache miss (M), or cache miss with replacement (R). Tip: Drawing out the cache can help you see the replacements more clearly.

<table>
<thead>
<tr>
<th>Address</th>
<th>T/I/O</th>
<th>Hit, Miss, Replace</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00000004</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x00000005</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x00000068</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x000000C8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x00000668</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x000000DD</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x00000045</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x00000004</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x000000C8</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
3 Cache Associativity

In the previous problem, we had a Direct-Mapped cache, in which blocks map to specifically one slot in our cache. This is good for quick replacement and finding out block, but not good for efficiency of space!

This is where we bring associativity into the matter. We define associativity as the number of slots a block can potentially map to in our cache. Thus, a Fully-Associative cache has the most associativity, meaning every block can go anywhere in the cache.

For an $N$-way associative cache, the following is true:

$$N \times \# \text{ sets} = \# \text{ blocks}$$

3.1 Here’s some practice involving a 2-way set associative cache. This time we have an 8-bit address space, 8 B blocks, and a cache size of 32 B. Classify each of the following accesses as a cache hit (H), cache miss (M) or cache miss with replacement (R). For any misses, list out which type of miss it is. Assume that we have an LRU replacement policy (in general, this is not the case).

<table>
<thead>
<tr>
<th>Address</th>
<th>T/I/O</th>
<th>Hit, Miss, Replace</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b0000 0100</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0b0000 0101</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0b0110 1000</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0b1100 1000</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0b0110 1000</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0b1101 1101</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0b0100 0101</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0b0000 0100</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0b1100 1000</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

3.2 What is the hit rate of our above accesses?
4 The 3 C’s of Cache Misses

1. Compulsory: First time you ask the cache for a certain block. A miss that must occur when you first bring in a block. Reduce compulsory misses by having longer cache lines (bigger blocks), which bring in the surrounding addresses along with our requested data. Can also pre-fetch blocks beforehand using a hardware prefetcher (a special circuit that tries to guess the next few blocks that you will want).

2. Conflict: Occurs if, hypothetically, you went through the ENTIRE string of accesses with a fully associative cache (with an LRU replacement policy) and wouldn’t have missed for that specific access. Increasing the associativity or improving the replacement policy would remove the miss.

3. Capacity: Capacity misses are independent of the associativity of your cache. If you hypothetically ran the ENTIRE string of memory accesses with a fully associative cache (with an LRU replacement policy) of the same size as your cache, and it was a miss for that specific access, then this miss is a capacity miss. The only way to remove the miss is to increase the cache capacity.

Note: The test you can use to see if a miss is a conflict miss is the same as the test you can use to see if a miss is a capacity miss.

Note: There are many different ways of fixing misses. The name of the miss doesn’t necessarily tell us the best way to reduce the number of misses.
## 5 Code Analysis

Given the following chunk of code, analyze the hit rate given that we have a byte-addressed computer with a total memory of 1 MiB. It also features a 16 KiB Direct-Mapped cache with 1 KiB blocks. Assume that your cache begins cold.

```c
#define NUM_INTS 8192  // 2^13
int A[NUM_INTS];     // A lives at 0x10000
int i, total = 0;
for (i = 0; i < NUM_INTS; i += 128) {
    A[i] = i;        // Line 1
}
for (i = 0; i < NUM_INTS; i += 128) {
    total += A[i];  // Line 2
}
```

**5.1** How many bits make up a memory address on this computer?

**5.2** What is the T:I:O breakdown?

**5.3** Calculate the cache hit rate for the line marked Line 1:

**5.4** Calculate the cache hit rate for the line marked Line 2: