CS61C Spring 2025

Virtual Memory

Discussion 12

1 Virtual Memory Potpourri

1.1 For the following address spaces, how many bits are in the Virtual Page Number (VPN), Physical Page Number (PPN), and Page Offset?

(a) A system with 16 MiB of virtual memory, 1 MiB of physical memory, 1024 B pages

VPN:

PPN:

Offset:

(Q1.2) Number of PTEs:

(Q1.3) Page Table Size:

(b) A system with 512 MiB of virtual memory, 32 KiB of physical memory, 512 B pages

VPN:

PPN:

Offset:

(Q1.2) Number of PTEs:

(Q1.3) Page Table Size:

(c) A system with 4 GiB of virtual memory, 1 GiB of physical memory, 4 KiB pages

VPN:

PPN:

Offset:

(Q1.2) Number of PTEs:

(Q1.3) Page Table Size:

1.2 For the above systems, how many entries are in each the page table?

1.3 For the above systems, calculate the size of the page table (in bytes) in memory given each Page Table Entry is 4 bytes.

1.4 If a Page Table's size is 2^{30} Bytes and each page is 4 KiB, how many physical pages does the page table take up in memory?

1.5 Given a system with 12-bit VPNs, 8-bit PPNs, and 8-bit offsets:

(a) What is the Virtual Page Number (VPN) and the page offset of the *virtual address* `0x51B38`?

VPN:

Offset:

(b) What is the Physical Page Number (PPN) and the page offset of the *physical address* `0xB1DC`?

PPN:

Offset:

1.6 What are three specific benefits of using virtual memory?

2 Page Table Walk

Assume we have 16-bit VPNs, 12-bit PPNs, 8-bit page offsets, and 32-bit page table entries (PTEs). The first six entries of the page table are shown below.

Page Table	Valid?	Dirty?	PPN
0xB61C 0483			
0xFB83 A61C			
0x8483 3F01			
0x7ABC 4103			
0xC012 F7CB			
0x15DA C203			
...			

...where each page table entry (PTE) is formatted as:

1 Valid Bit	1 Dirty Bit	18 Status Bits	12 PPN Bits

2.1 Of the first 6 entries in the TLB, fill out the above table for each entry. List whether the PTE is a valid mapping. If so, list translate its corresponding physical page and if the page is clean/dirty.

2.2 For each of the following virtual addresses, answer whether accessing will result in a 1) Page Table Hit or 2) Page Fault, and translate to its corresponding physical address. Each access occurs independently, not sequentially. The next available free page has PPN 0x42D.

(a) `0x000429`

(b) `0x00018D`

(c) `0x000345`

2.3 Recall that the Page Table Base Register (PTBR) stores the physical address of our page table. For this program, the PTBR = `0x10000`. What is the physical address of the entry `0xC012F7CB`?

2.4 We want to reserve the first 10 pages of physical memory to be read-only. How can we modify our page table to accomplish this?

3 Page Table with TLB

3.1 A processor has 16-bit addresses, 256 byte pages, and an 8-entry fully associative TLB with LRU replacement (the LRU field is 3 bits and encodes the order in which pages were accessed, 0 being the most recent). The TLB for the current process is the initial state given below, and we have three free physical pages. Assume that all current page table entries are in the initial TLB. Write out the physical addresses of each location accessed and fill in the final state of the TLB according to the following access pattern. **Free Physical Pages**: `0x17`, `0x18`, `0x19`

Initial TLB

VPN	PPN	Valid	Dirty	LRU
`0x01`	`0x11`	1	1	0
`0x00`	`0x00`	0	0	7
`0x10`	`0x13`	1	1	1
`0x20`	`0x12`	1	0	5
`0x00`	`0x00`	0	0	6
`0x11`	`0x14`	1	0	4
`0xac`	`0x15`	1	1	2
`0xff`	`0xff`	1	0	3

Final TLB

VPN	PPN	Valid	Dirty	LRU

Access Pattern:

1. `0x11f0` (Read)

2. `0x1301` (Write)

3. `0x20ae` (Write)

4. `0x2332` (Write))

5. `0x20ff` (Read)

6. `0x3415` (Write)