1  Precheck

This section is designed as a conceptual check for you to determine if you conceptually understand and have any misconceptions about this topic. Please answer true/false to the following questions, and include an explanation:

1.1 SIMD is ideal for flow-control heavy tasks (i.e. tasks with many branches/if statements).

1.2 Intel’s SIMD intrinsic instructions invoke large registers available on the architecture in order to perform one operation on multiple values at once.

1.3 The pipelined datapath is an example of parallelism because it performs different stages of instructions in parallel.

1.4 The most effective way of increasing performance on a modern PC is to increase its clock speed.

1.5 In thread-level parallelism, the amount of speedup is directly proportional to the increase in number of cores.

1.6 In thread-level parallelism, threads may run in any order and can start while other threads are partway through their execution.

2  SIMD

The idea central to data level parallelism is vectorized calculation: applying operations to multiple items (which are part of a single vector) at the same time.
Data- and Thread-Level Parallelism

Some machines with x86 architectures have special, wider registers, that can hold 128, 256, or even 512 bits. Intel intrinsics (Intel proprietary technology) allow us to use these wider registers to harness the power of DLP in C code.

Below is a small selection of the available Intel intrinsic instructions. All of them perform operations using 128-bit registers. The type \texttt{__m128i} is used when these registers hold 4 ints, 8 shorts or 16 chars; \texttt{__m128d} is used for 2 double precision floats, and \texttt{__m128} is used for 4 single precision floats. Where you see “epiXX”, epi stands for extended packed integer, and XX is the number of bits in the integer. “epi32” for example indicates that we are treating the 128-bit register as a pack of 4 32-bit integers.

- \texttt{__m128i _mm_set1_epi32(int i)}:
  Set the four signed 32-bit integers within the vector to \(i\).
- \texttt{__m128i _mm_loadu_si128(__m128i *p)}:
  Load the 4 successive ints pointed to by \(p\) into a 128-bit vector.
- \texttt{__m128i _mm_mullo_epi32(__m128i a, __m128i b)}:
  Return vector \((a_0 \cdot b_0, a_1 \cdot b_1, a_2 \cdot b_2, a_3 \cdot b_3)\).
- \texttt{__m128i _mm_add_epi32(__m128i a, __m128i b)}:
  Return vector \((a_0 + b_0, a_1 + b_1, a_2 + b_2, a_3 + b_3)\).
- \texttt{void _mm_storeu_si128(__m128i *p, __m128i a)}:
  Store 128-bit vector \(a\) at pointer \(p\).
- \texttt{__m128i _mm_and_si128(__m128i a, __m128i b)}:
  Perform a bitwise AND of 128 bits in \(a\) and \(b\), and return the result.
- \texttt{__m128i _mm_cmpeq_epi32(__m128i a, __m128i b)}:
  The \(i\)th element of the return vector will be set to 0xFFFFFFFF if the \(i\)th elements of \(a\) and \(b\) are equal, otherwise it’ll be set to 0.

You have an array of 32-bit integers and a 128-bit vector as follows:

1. \(\text{int arr[8]} = \{1, 2, 3, 4, 5, 6, 7, 8\}\);
2. \(\text{__m128i vector} = \text{__mm_loadu_si128}((\text{__m128i} *) \text{arr});\)

For each of the following tasks, fill in the correct arguments for each SIMD instruction, and where necessary, fill in the appropriate SIMD function. Assume they happen independently, i.e. the results of Part (a) do not at all affect Part (b).

(a) Multiply \(\text{vector}\) by itself, and set \(\text{vector}\) to the result.

1. \(\text{vector} = \text{________________________(________________________, __________________________);}\);  

(b) Add 1 to each of the first 4 elements of the \(\text{arr}\), resulting in \(\text{arr} = \{2, 3, 4, 5, 6, 7, 8\}\)
Data- and Thread-Level Parallelism

(c) Add the second half of the array to the first half of the array, resulting in \( \text{arr} = \{1 + 5, 2 + 6, 3 + 7, 4 + 8, 5, 6, 7, 8\} = \{6, 8, 10, 12, 5, 6, 7, 8\} \)

1. __m128i result = _mm_add_epi32(_mm_loadu_si128(____________________), ____________________);
2. _mm_storeu_si128(____________________, ____________________);

(d) Set every element of the array that is not equal to 5 to 0, resulting in \( \text{arr} = \{0, 0, 0, 0, 5, 0, 0, 0\} \). Remember that the first half of the array has already been loaded into vector.

1. __m128i fives = ____________________(____________________);
2. __m128i mask = ____________________(____________________, ____________________);
3. __m128i result = ____________________(____________________, ____________________);
4. _mm_storeu_si128(____________________, ____________________);
5. vector = _mm_loadu_si128(____________________);
6. mask = ____________________(____________________, ____________________);
7. result = ____________________(____________________, ____________________);
8. _mm_storeu_si128(____________________, ____________________);

3 TLP

As powerful as data level parallelization is, it can be quite inflexible, as not all applications have data that can be vectorized. Multithreading, or running a single piece of software on multiple hardware threads, is much more powerful and versatile.

OpenMP provides an easy interface for using multithreading within C programs. Some examples of OpenMP directives:

- The `parallel` directive indicates that each thread should run a copy of the code within the block. If a for loop is put within the block, every thread will run every iteration of the for loop.

  ```
  #pragma omp parallel
  {
      ...
  }
  
  NOTE: The opening curly brace needs to be on a newline or else there will be a compile-time error!
  ```

- The `parallel for` directive will split up iterations of a for loop over various threads. Every thread will run different iterations of the for loop. The exact order of execution across all threads, as well as the number of iterations each thread performs, are both non-deterministic, as the OpenMP library load balances threads for performance. The following two code snippets are equivalent.
Data- and Thread-Level Parallelism

#pragma omp parallel for
for (int i = 0; i < n; i++) {
  ...
}

#pragma omp parallel
{
  #pragma omp for
    for (int i = 0; i < n; i++) { ...
  }
}

There are two functions you can call that may be useful to you:

- int omp_get_thread_num() will return the number of the thread executing the code
- int omp_get_num_threads() will return the number of total hardware threads executing the code

3.1 For each question below, state and justify whether the program is sometimes incorrect, always incorrect, slower than serial, faster than serial, or none of the above. Assume the number of threads can be any integer greater than 1. Assume no thread will complete in its entirety before another thread starts executing. Assume arr is an int[] of length n.

(a) // Set element i of arr to i
#pragma omp parallel
{
  for (int i = 0; i < n; i++)
    arr[i] = i;
}

(b) // Set arr to be an array of Fibonacci numbers.
arr[0] = 0;
arr[1] = 1;
#pragma omp parallel for
for (int i = 2; i < n; i++)
  arr[i] = arr[i-1] + arr[i - 2];

(c) // Set all elements in arr to 0;
int i;
#pragma omp parallel for
for (i = 0; i < n; i++)
  arr[i] = 0;

(d) // Set element i of arr to i;
int i;
#pragma omp parallel for
for (i = 0; i < n; i++)
  *arr = i;
  arr++;
3.2 Consider the following multithreaded code to compute the product over all elements of an array.

```c
// Assume arr has length 8*n.
double fast_product(double *arr, int n) {
    double product = 1;
    #pragma omp parallel for
    for (int i = 0; i < n; i++) {
        double subproduct = arr[i*8]*arr[i*8+1]*arr[i*8+2]*arr[i*8+3]
                         * arr[i*8+4]*arr[i*8+5]*arr[i*8+6]*arr[i*8+7]
        product *= subproduct;
    }
    return product;
}
```

(a) What is wrong with this code?

(b) Fix the code using `#pragma omp critical`. What line would you place the directive on to create that critical section?